Info

abetusk
@gmail.com

github

Unless stated otherwise,
all code is under GPLv3
all else under CC-BY-SA

KiCAD EESchema Library Browser


74xgxx 74xx ac-dc adc-dac analog_switches atmel audio brooktre
cmos4000 cmos_ieee conn contrib cypress dc-dc device digital-audio
display dsp elec-unifil ftdi gennum graphic intel interface
linear logo memory microchip1 microchip microchip_pic10mcu microchip_pic12mcu microchip_pic16mcu
microcontrollers motorola msp430 nxp_armmcu opto philips powerint power
pspice references regul relays sensors siliconi special stm32
stm8 supertex texas transf transistors ttl_ieee valves video
xilinx

U STM32F417VE 1 PE2/TRACECLK/FSMC_A23/ETH_MII_TXD3/EVENTOUT 2 PE3/TRACED0/FSMC_A19/EVENTOUT 3 PE4/TRACED1/FSMC_A20/DCMI_D4/EVENTOUT 4 PE5/TRACED2/FSMC_A21/TIM9_CH1/DCMI_D6/EVENTOUT 5 PE6/TRACED3_/_FSMC_A22/TIM9_CH2/DCMI_D7/EVENTOUT 6 VBAT 7 PC13/EVENTOUT 8 PC14/OSC32_IN/EVENTOUT 9 PC15/OSC32_OUT/EVENTOUT 10 VSS 20 VSSA 30 PA5/SPI1_SCK/OTG_HS_ULPI_CK/TIM2_CH1_ETR/TIM8_CHIN/EVENTOUT 40 PE9/FSMC_D6/TIM1_CH1/EVENTOUT 50 VDD 60 PD13/FSMC_A18/TIM4_CH2/EVENTOUT 70 PA11/USART1_CTS/CAN1_RX/TIM1_CH4_/OTG_FS_DM/EVENTOUT 80 PC12/UART5_TX/SDIO_CK/DCMI_D9/SPI3_MOSI/I2S3_SD/USART3_CK/EVENTOUT 90 PB4/NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO/I2S3ext_SD/EVENTOUT 11 VDD 21 VREF+ 31 PA6/SPI1_MISO/TIM8_BKIN/TIM13_CH1/DCMI_PIXCLK/TIM3_CH1/TIM1_BKIN/EVENTOUT 41 PE10/FSMC_D7/TIM1_CH2N/EVENTOUT 51 PB12/SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/CAN2_RX/OTG_HS_ULPI_D5/ETH_RMII_TXD0/ETH_MII_TXD0/OTG_HS_ID/EVENTOUT 61 PD14/FSMC_D0/TIM4_CH3/EVENTOUT/_EVENTOUT 71 PA12/USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP/EVENTOUT 81 PD0/FSMC_D2/CAN1_RX/EVENTOUT 91 PB5/I2C1_SMBA/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/TIM3_CH2/SPI1_MOSI/SPI3_MOSI/DCMI_D10/I2S3_SD/EVENTOUT 12 PH0/OSC_IN/EVENTOUT 22 VDDA 32 PA7/SPI1_MOSI/TIM8_CH1N/TIM14_CH1/TIM3_CH2/ETH_MII_RX_DV/TIM1_CH1N/RMII_CRS_DV/EVENTOUT 42 PE11/FSMC_D8/TIM1_CH2/EVENTOUT 52 PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/OTG_HS_ULPI_D6/ETH_RMII_TXD1/ETH_MII_TXD1/EVENTOUT 62 PD15/FSMC_D1/TIM4_CH4/EVENTOUT 72 PA13/JTMS/SWDIO/EVENTOUT 82 PD1/FSMC_D3/CAN1_TX/EVENTOUT 92 PB6/I2C1_SCL/TIM4_CH1/CAN2_TX/DCMI_D5/USART1_TX/EVENTOUT 13 PH1/OSC_OUT/EVENTOUT 23 PA0/WKUP/USART2_CTS/UART4_TX/ETH_MII_CRS_/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR/EVENTOUT 33 PC4/ETH_RMII_RX_D0/ETH_MII_RX_D0/EVENTOUT 43 PE12/FSMC_D9/TIM1_CH3N/EVENTOUT 53 PB14/SPI2_MISO/TIM1_CH2N/TIM12_CH1/OTG_HS_DM/USART3_RTS/TIM8_CH2N/I2S2ext_SD/EVENTOUT 63 PC6/I2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/DCMI_D0/TIM3_CH1/EVENTOUT 73 VCAP_2 83 PD2/TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/EVENTOUT 93 PB7/I2C1_SDA/FSMC_NL/DCMI_VSYNC/USART1_RX/TIM4_CH2/EVENTOUT 14 NRST 24 PA1/USART2_RTS/UART4_RX/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/TIM5_CH2/TIMM2_CH2/EVENTOUT 34 PC5/ETH_RMII_RX_D1/ETH_MII_RX_D1/EVENTOUT 44 PE13/FSMC_D10/TIM1_CH3/EVENTOUT 54 PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP/EVENTOUT 64 PC7/I2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/DCMI_D1/TIM3_CH2/EVENTOUT 74 VSS 84 PD3/FSMC_CLK/USART2_CTS/EVENTOUT 94 BOOT0 15 PC0/OTG_HS_ULPI_STP/EVENTOUT 25 PA2/USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3/ETH_MDIO/EVENTOUT 35 PB0/TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/ETH_MII_RXD2/TIM1_CH2N/EVENTOUT 45 PE14/FSMC_D11/TIM1_CH4/EVENTOUT 55 PD8/FSMC_D13/USART3_TX/EVENTOUT 65 PC8/TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK/DCMI_D2/EVENTOUT 75 VDD 85 PD4/FSMC_NOE/USART2_RTS/EVENTOUT 95 PB8/TIM4_CH3/SDIO_D4/TIM10_CH1/DCMI_D6/ETH_MII_TXD3/I2C1_SCL/CAN1_RX/EVENTOUT 16 PC1/ETH_MDC/_EVENTOUT 26 PA3/USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4/OTG_HS_ULPI_D0/ETH_MII_COL/EVENTOUT 36 PB1/TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/ETH_MII_RXD3/OTG_HS_INTN/TIM1_CH3N/EVENTOUT 46 PE15/FSMC_D12/TIM1_BKIN/EVENTOUT 56 PD9/FSMC_D14/USART3_RX/EVENTOUT 66 PC9/I2S_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/DCMI_D3/TIM3_CH4/EVENTOUT 76 PA14/JTCK/SWCLK/EVENTOUT 86 PD5/FSMC_NWE/USART2_TX/EVENTOUT 96 PB9/SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/DCMI_D7/I2C1_SDA/CAN1_TX/EVENTOUT 17 PC2/SPI2_MISO/OTG_HS_ULPI_DIR/ETH_MII_TXD2/I2S2ext_SD/EVENTOUT 27 VSS 37 PB2/BOOT1/EVENTOUT 47 PB10/SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/TIM2_CH3/EVENTOUT 57 PD10/FSMC_D15/USART3_CK/EVENTOUT 67 PA8/MCO1/USART1_CK/TIM1_CH1/I2C3_SCL/OTG_FS_SOF/EVENTOUT 77 PA15/JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS/EVENTOUT 87 PD6/FSMC_NWAIT/USART2_RX/EVENTOUT 97 PE0/TIM4_ETR/FSMC_NBL0/DCMI_D2/EVENTOUT 18 PC3/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/EVENTOUT 28 VDD 38 PE7/FSMC_D4/TIM1_ETR/EVENTOUT 48 PB11/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_RMII_TX_EN/ETH_MII_TX_EN/TIM2_CH4/EVENTOUT 58 PD11/FSMC_CLE/FSMC_A16/USART3_CTS/EVENTOUT 68 PA9/USART1_TX/TIM1_CH2/I2C3_SMBA/DCMI_D0/EVENTOUT 78 PC10/SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/DCMI_D8/USART3_TX/EVENTOUT 88 PD7/USART2_CK/FSMC_NE1/FSMC_NCE2/EVENTOUT 98 PE1/FSMC_NBL1/DCMI_D3/EVENTOUT 19 VDD 29 PA4/SPI1_NSS/SPI3_NSS/USART2_CK/DCMI_HSYNC/OTG_HS_SOF/I2S3_WS/EVENTOUT 39 PE8/FSMC_D5/TIM1_CH1N/EVENTOUT 49 VCAP_1 59 PD12/FSMC_ALE/FSMC_A17/TIM4_CH1/USART3_RTS/EVENTOUT 69 PA10/USART1_RX/TIM1_CH3/OTG_FS_ID/DCMI_D1/EVENTOUT 79 PC11/UART4_RX/SPI3_MISO/SDIO_D3/DCMI_D4/USART3_RX/I2S3ext_SD/EVENTOUT 89 PB3/JTDO/TRACESWO/SPI3_SCK/I2S3_CK/TIM2_CH2/SPI1_SCK/EVENTOUT 99 VSS 100 VDD
STM32F417VE