Info

abetusk
@gmail.com

github

Unless stated otherwise,
all code is under GPLv3
all else under CC-BY-SA

KiCAD EESchema Library Browser


74xgxx 74xx ac-dc adc-dac analog_switches atmel audio brooktre
cmos4000 cmos_ieee conn contrib cypress dc-dc device digital-audio
display dsp elec-unifil ftdi gennum graphic intel interface
linear logo memory microchip1 microchip microchip_pic10mcu microchip_pic12mcu microchip_pic16mcu
microcontrollers motorola msp430 nxp_armmcu opto philips powerint power
pspice references regul relays sensors siliconi special stm32
stm8 supertex texas transf transistors ttl_ieee valves video
xilinx

U LPC1767FBD100 1 TDO/SWO 2 TDI 3 TMS/SWDIO 4 ~TRST~ 5 TCK/SWDCLK 6 P0[26]/AD0[3]/AOUT/RXD3 7 P0[25]/AD0[2]/I2SRX_SDA/TXD3 8 P0[24]/AD0[1]/I2SRX_WS/CAP3[1] 9 P0[23]/AD0[0]/I2SRX_CLK/CAP3[0] 10 VDDA 20 P1[31]/SCK1/AD0[5] 30 P0[30] 40 P1[26]/MCOB1/PWM1[6]/CAP0[0] 50 P2[13]/~EINT3~/I2STX_SDA 60 P0[18]/DCD1/MOSI0/MOSI 70 P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 80 P0[5]/I2SRX_WS/CAP2[1] 90 P1[10]/ENET_RXD1 11 VSSA 21 P1[30]/AD0[4] 31 VSS 41 VSS 51 P2[12]/~EINT2~/I2STX_WS 61 P0[17]/CTS1/MISO0/MISO 71 VDD(3V3) 81 P0[4]/I2SRX_CLK/CAP2[0] 91 P1[9]/ENET_RXD0 12 VREFP 22 XTAL1 32 P1[18]/PWM1[1]/CAP1[0] 42 VDD(REG)(3V3) 52 P2[11]/~EINT1~/I2STX_CLK 62 P0[15]/TXD1/SCK0/SCK 72 VSS 82 P4[28]/RX_MCLK/MAT2[0]/TXD3 92 P1[8]/ENET_CRS 23 XTAL2 33 P1[19]/MCOA0/CAP1[1] 43 P1[27]/CLKOUT/CAP0[1] 53 P2[10]/~EINT0~/NMI 63 P0[16]/RXD1/SSEL0/SSEL 73 P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 83 VSS 93 P1[4]/ENET_TX_EN 14 ~RSTOUT~ 24 P0[28]/SCL0 34 P1[20]/MCI0/PWM1[2]/SCK0 44 P1[28]/MCOA2/PCAP1[0]/MAT0[0] 54 VDD(3V3) 64 P2[9]/USB_CONNECT/RXD2 74 P2[1]/PWM1[2]/RXD1 84 VDD(REG)(3V3) 94 P1[1]/ENET_TDX1 15 VREFN 25 P0[27]/SDA0 35 P1[21]/~MCABORT~/PWM1[3]/SSEL0 45 P1[29]/MCOB2/PCAP1[1]/MAT0[1] 55 VSS 65 P2[8]/TXD2 75 P2[0]/PWM1[1]/TXD1 85 P4[29]/TX_MCLK/MAT2[1]/RXD3 95 P1[0]/ENET_TXD0 16 RTCX1 26 P3[26]/STCLK/MAT0[1]/PWM1[3] 36 P1[22]/MCOB0/MAT1[0] 46 P0[0]/TXD3/SDA1 56 P0[22]/RTS1 66 P2[7]/RTS1 76 P0[9]/I2STX_SDA/MOSI1/MAT2[3] 86 P1[17]/ENET_MDIO 96 VDD(3V3) 17 ~RESET~ 27 P3[25]/MAT0[0]/PWM1[2] 37 P1[23]/MCI1/PWM1[4]/MISO0 47 P0[1]/RXD3/SCL1 57 P0[21]/RI1 67 P2[6]/PCAP1[0]/RI1/TRACECLK 77 P0[8]/I2STX_WS/MISO1/MAT2[2] 87 P1[16]/ENET_MDC 97 VSS 18 RTCX2 28 VDD(3V3) 38 P1[24]/MCI2/PWM1[5]/MOSI0 48 P0[10]/TXD2/SDA2/MAT3[0] 58 P0[20]/DTR1/SCL1 68 P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 78 P0[7]/I2STX_CLK/SCK1/MAT2[1] 88 P1[15]/ENET_REF_CLK 98 P0[2]/TXD0/AD0[7] 19 VBAT 29 P0[29] 39 P1[25]/MCOA1/MAT1[1] 49 P0[11]/RXD2/SCL2/MAT3[1] 59 P0[19]/DSR1/SDA1 69 P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 79 P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 89 P1[14]/ENET_RX_ER 99 P0[3]/RXD0/AD0[6] 100 RTCK
LPC1767FBD100